

METHOD FOR DETERMINING LOCATION OF A SHORT BY INFERRING LABELS FROM SCHEMATIC CONNECTIVITY

Technical Field

The technical field is locating a short in an integrated circuit, in particular, determining shortest electrical path by automatically inferring labels from schematic connectivity.

Background

In an integrated circuit a short occurs when two wires which are intended to be separate are accidentally connected. For example, in Figure 1, a first wire labeled SIG1 is accidentally overlapped 10 by a second wire labeled SIG2. In this instance, a connectivity extract tool, one well known in the art, will recognize that these wires labeled SIG1, SIG2 are connected. In addition, the connectivity extract tool can recognize the overlap 10 since it is identified by two conflicting labels SIG1, SIG2 as opposed to one label.

If the extract tool recognizes two conflicting labels on one wire, the extract tool will notice the error and flag it as a short. The connectivity extractor tool will then report the shortest electrical path between the conflicting labels as shown in Figure 2. A designer then diagnoses the problem by inspection of the error shape.

The prior art problem illustrated above would be trivial for a designer to debug. However, in real designs, some wires, particularly power supplies and clocks, may have millions of shapes and relatively few labels. In these instances, the shortest electrical path may very large and the designer may take days to diagnose the short from the information reported by the connectivity extractor tool. One way a designer may tackle this problem is to go back to the design and add more labels. With the additional labels, the shortest path between two conflicting labels may be smaller and the error shape may be easier to debug. But the process of adding additional labels by hand can also be very time consuming and error prone.

Summary

To overcome these and other problems related to determining shortest path for a short in a circuit, a method, using a short locator tool, creates a copy of the artwork of the circuit and may automatically infer additional labels from a schematic connectivity text file. By inferring additional labels for signal names on the copy of the artwork, the short locator tool is able to obtain the shortest path between two conflicting labels. The resulting error shape is then much smaller and easier to diagnose. It further eliminates the

need for a designer to manually add labels. This greatly reduces the time required for diagnosing shorts and reduces the design time of integrated circuits. This method is particularly effective on power supplies and clock nets which are the most difficult shorts to diagnose.

Description of the Drawings

The detailed description will refer to the following drawings, wherein like numerals refer to like elements, and wherein:

Figure 1 illustrates two shorted wires on a circuit;

Figure 2 illustrates a conventional path between the shorted wires of Fig. 1;

Figure 3a illustrates a schematic of an exemplary circuit;

Figure 3b illustrates a textual representation of the schematic of Fig. 3a;

Figure 3c illustrates an artwork of the schematic with shorted wires;

Figure 4 illustrates a conventional path for the short of Fig. 3c;

Figure 5a is a flowchart for determining location of the short of Fig. 3c;

Figure 5b is a flowchart for determining shortest path for the short of Fig. 3c;

Figure 6 illustrates an artwork of the schematic with inferred labels; and

Figure 7 illustrates the shortest path for the artwork of Fig. 6.

Detailed Description

Fig. 3a is a schematic of an exemplary circuit 15. In the circuit 15, CK1 connects to SET input of ten latches, GND1 connects to GND input of the ten latches and VDD connects to VDD. The circuit 15 is exemplary and can be of various designs.

Fig. 3b is a textual representation of the schematic of Fig. 3a. The text representation lists every point of connection for the schematic. In particular, the text lists the circuit 15 containing CK1, GND1, IN [0:9], OUT [0:9] and VDD. In addition, the text lists all ten latches and what each component in each latch is connected to. For example, for latch nine, GND is connected to GND1, IN is input nine, OUT is output nine, SET is connected to CK1 and power.

Fig. 3c is an artwork of the circuit 15 of Fig. 3a with shorted wires. The artwork of the circuit 15 shows all ten latches and the wire connection for SET and GND. As stated above, the CK1 wire connects the SET ports together and the GND1 wire connects the GND ports together. However, in latch nine 20, the GND wire and the SET wire are accidentally connected 25 because the GND wire connects to CK1 and thereby creates a short.

1 not use the original artwork because the locator tool may be adding a large number of
2 labels which may make the original artwork more difficult for a designer to understand
3 and maintain. Now that a copy of the artwork has been made and the locator tool has
4 examined the text file, the tool knows that all SET ports are suppose to be connected to
5 CK1 and all GND ports are suppose to be connected to GND1. The locator tool will now
6 infer and rename CK1 label for all SET labels and GND1 label for all GND label (step
7 50). Once all the labels have been inferred, as shown in Fig. 6, the short locator tool
8 invokes the connectivity extract tool. The connectivity extract tool is run again on the
9 copy of the artwork with the inferred labels (step 55). Once the connectivity extract tool
10 is run, the extract tool locates the shortest electrical path between two conflicting labels
11 (step 60).

12 The extract tool will look at each latch and see that all CK1 ports are connected to
13 CK1 and all GND1 ports are connected to GND1. However, the tool will recognize that
14 for latch nine 20, GND1 is connected to both CK1 and GND1. The tool will then
15 generate a shorter error shape 65, as shown in Fig. 7. By using the inferred labels, the
16 error shape 65 for the short is limited to that of latch nine. This error shape 65 points the
17 designer much closer to the actual short as opposed to the error shape 30 of Figure 4
18 where it contained the entire circuit 15. Once the shorter error shape 65 is determined,
19 the designer can modify the artwork (step 61) and run the connectivity extractor tool on
20 the modified artwork.

21 While the above is described with reference to exemplary embodiments, many
22 modifications will be readily apparent to those skilled in the art, and the present
23 disclosure is intended to cover variations thereof.